Attorney Docket: ET01-010

Reply to Office action of June 23,2004

Amendments to the Claims:

This listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of Claims:

1

2

3

4

5

6

7

8

9

10

11

12

2

1. (Amended) An input buffer receiver comprising:

a buffer input portion for receiving an input signal SIGNAL_IN, said buffer input portion comprising a bias node;

a large <u>capacitor eapacitance</u> between a <u>PMOS-the</u> bias node and a VSS source lower supply voltage <u>said large capacitor providing a coupling</u> ratio between said large capacitor and a parasitic capacitor coupled between said bias node and a ground reference point approaching a unity value such that a biasing voltage at said biasing node follows said lower supply voltage to minimize effects of a ground noise signal between the lower supply voltage and the ground reference point; and

a buffer output portion in communication with the buffer input portion for producing an output signal-SIGNAL OUT1.

 (Amended) The input buffer receiver of claim 1, wherein the buffer input portion which receives an the input signal SIGNAL_IN further comprises:
 Page 4 of 89

Attorney Docket: ET01-010

Reply to Office action of June 23,2004

a first transistor of a first conductivity type N11-having a source node to which a VSS source the lower supply voltage is applied, a gate node to which a reference voltage VREF is applied, and a drain node at which the biasing voltage is developed to which a signal VB11 is applied;

- a second transistor of a second conductivity type P11-having a drain node which is connected to the drain node of the first transistor-N11, and a gate node at which the biasing voltage is developed to which a signal VB11 is applied, and a source node to which an upper supply voltage source VDD is applied;
- a third transistor of the second conductivity type P12-having a drain node which is connected to the drain of a fourth transistor N12, a gate node at which the biasing voltage is developed to which a signal VB11 is applied, and a source node to which an the upper supply voltage source VDD is applied;
- a fourth transistor of the first conductivity type N12 having a source node to which a VSS source lower suppply voltage is applied, a gate node to which an input signal SIGNAL_IN is applied externally, and a drain node which is the an input to the buffer output portion.

2

1

1

3

2

4

1

1

1

2

1 2

3

4

 (Amended) The input buffer receiver of claim 2-1, wherein the first and fourth transistors, N11 and N12, are NMOS transistors, and the second and third transistors, P11 and P12, are PMOS transistors.

- 4. (Amended) The input buffer receiver of claim 2-1, wherein the large <u>capacitor eapacitance</u> is connected between the sources of the first and fourth transistors, N11 and N12, of the buffer input portion and the gate of the second transistor P11 of the buffer input portion.
- (Amended) The input buffer receiver of claim 2-1, wherein the gate of the second transistor P11-is connected to its drain.
- (Amended) The input buffer receiver of claim 2-1, wherein the gate of the second transistor P11-is connected to the drain of the first transistor N11.
- 7. (Amended) The input buffer receiver of claim 2-1, wherein the gate of the second transistor P11-is connected to the gate of the third transistor P12.
- 8. (Amended) The input buffer receiver of claim_2_1, wherein the buffer output portion which produces an output signal SIGNAL_OUT1 comprises: a first inverter I11 connected to the drain of the third transistor P12 and the drain of the fourth transistor-N12;

Attorney Docket: ET01-010
Reply to Office action of June 23,2004

9. (Amended) The input buffer receiver of claim 2-1, wherein P12 and N12 the third transistor and the fourth transistor activate almost simultaneously to provide an efficient circuit design technique for filtering minimize the effects of ground noise on a delay jitter factor of said input buffer.

10. (Amended) The input buffer receiver of claim 1, involving a large

capacitance coupling ratio, which wherein the large capacitor charge

couples the PMOS bias node of the input buffer receiver to the VSS

source lower supply voltage of the input buffer receiver and wherein a

capacitance value of the large capacitor is selected by the formula:

$$\frac{\text{CHC}}{\text{Cp+CHC}} \approx 1$$

where:

CHC is the capacitance value of the large capacitor, and

Cp is the capacitance value of the parasitic capacitor.

11. (Amended) The input buffer receiver of claim 1, involving a wherein the capacitance value of the large capacitor relative to said parasitic capacitor

3

Appl. No.: 10/631,84 Amdt. Dated: July 8, 2004 Attorney Docket: ET01-010 Reply to Office action of June 23,2004

capacitance coupling ratio, which results in a quicker response time for the

4		output signal a SIGNAL_OUT1.
1	12.	(New) An integrated circuit formed on a substrate comprising:
2		an input buffer receiver for receiving an input signal and connected to said
3		distribution network, said input buffer comprising:
4		a buffer input portion for receiving the input signal,
5		said buffer input portion comprising a bias node;
6		a large capacitor between the bias node and a lower
7		supply voltage, said large capacitor providing a
8		coupling ratio between said large capacitor and a
9		parasitic capacitor coupled between said bias
10		node and a ground reference point approaching a
11		unity value such that a biasing voltage at said
12		biasing node follows said lower supply voltage to
13		minimize effects of a ground noise signal between
14		the lower supply voltage and the ground reference
15		point ; and
16		a buffer output portion in communication with the
17		buffer input portion for producing an output signal.

Page 8 of 89

Reply to Office action of June 23,2004

1 13. (New) The integrated circuit of claim 12, wherein the buffer input portion of the input buffer receiver further comprises:

- a first transistor of a first conductivity type having a source node to which the lower supply voltage is applied, a gate node to which a reference voltage is applied, and a drain node at which the biasing voltage is developed;
 - a second transistor of a second conductivity type having a drain node
 which is connected to the drain node of the first transistor, and a gate
 node at which the biasing voltage is developed, and a source node to
 which an upper supply voltage source is applied;
 - a third transistor of the second conductivity type having a drain node which is connected to the drain of a fourth transistor, a gate node at which the biasing voltage is developed, and a source node to which the upper supply voltage source is applied;
 - a fourth transistor of the first conductivity type having a source node to which lower supply voltage is applied, a gate node to which an input signal is applied externally, and a drain node which is an input to the buffer output portion.

Attorney Docket: ET01-010
Reply to Office action of June 23,2004

1 14. (New) The integrated circuit of claim 13, wherein the first and fourth

transistors are NMOS transistors, and the second and third transistors are

3 PMOS transistors.

1 15. (New) The integrated circuit of claim 13, wherein the large capacitor is

connected between the sources of the first and fourth transistorsof the

buffer input portion and the gate of the second transistor of the buffer input

portion.

2

3

4

2

2

2

3

1 16. (New) The integrated circuit of claim 13, wherein the gate of the second

transistor is connected to its drain.

17. (New) The integrated circuit of claim 13, wherein the gate of the second

transistor is connected to the drain of the first transistor.

1 18. (New) The integrated circuit of claim 13, wherein the gate of the second

transistor is connected to the gate of the third transistor.

19. (New) The integrated circuit of claim 13, wherein the buffer output portion

which produces output signal comprises: a first inverter connected to the

drain of the third transistor and the drain of the fourth transistor;

Attorney Docket: ET01-010

Reply to Office action of June 23,2004

1 20. (New) The integrated circuit of claim 13, wherein the third transistor and
2 the fourth transistor activate almost simultaneously to minimize the effects
3 of ground noise on a delay jitter factor of said input buffer.

1 21. (New) The integrated circuit of claim 12, wherein the large capacitor
2 charge couples the bias node of the input buffer receiver to the lower
3 supply voltage of the input buffer receiver and wherein a capacitance
4 value of the large capacitor is selected by the formula:

$$\frac{\text{CHC}}{\text{Cp+CHC}} \approx 1$$

6 where:

7 **CHC** is the capacitance value of the large capacitor,

and

9 **Cp** is the capacitance value of the parasitic capacitor.

- 1 22. (New) The integrated circuit of claim 12, wherein the capacitance value of
 2 the large capacitor relative to said parasitic capacitor results in a quicker
 3 response time for the output signal.
- 1 23. (New) A method for minimizing effects of ground noise on an input buffer receiver comprising the steps of:

Page 11 of 89

Reply to Office action of June 23,2004

forming a buffer input portion for receiving an input signal on a substrate; 3

- forming a bias node within said buffer input portion; 4
- connecting said a lower supply voltage to said buffer input portion; 5
- forming a large capacitor between the bias node and the lower supply 6 voltage said large capacitor providing a coupling ratio between said 7 large capacitor and a parasitic capacitor coupled between said bias node and a ground reference point approaching a unity value such that a biasing voltage at said biasing node follows said lower supply voltage 10 to minimize effects of a ground noise signal between the lower supply 11 12 voltage and the ground reference point; and
- forming a buffer output portion on said substrate in communication with 13 14 the buffer input portion for producing an output signal.
- (New) The method of claim 23, wherein forming the buffer input portion 24. further comprises the steps of: 2
- forming a first transistor of a first conductivity type on said substrate; 3
- applying the lower supply voltage to a source node of the first transistor; 4
- applying a reference voltage to a gate node of the first transistor; 5

Attorney Docket: ET01-010

Reply to Office action of June 23,2004

connecting a drain node of the first transistor to develop as biasing voltage 6 at said drain node; 7 forming a second transistor of a second conductivity type on said 9 substrate; connecting a drain node of the second transistor to the drain node of the 10 first transistor; 11 connecting a gate node of the second transistor to the drain node of the 12 first transistor for developing the biasing voltage; and 13 connecting a source node of the second transistor to an upper supply 14 voltage; 15 forming a third transistor of the second conductivity type on said substrate; 16 connecting a drain node of the third transistor to the drain of a fourth 17 transistor; 18 connecting a gate node of the third transistor to the drain node of the first 19 transistor for developing the biasing voltage; 20 connecting a source node of the third transistor to the upper supply 21 voltage source; 22

forming a fourth transistor of the first conductivity type on said substrate; 23 connecting a source node of the fourth transistor to the lower supply 24 voltage; 25 connecting a gate node of the fourth transistor to receive an input signal 26 27 externally; and connecting a drain node of the fourth transistor to an input to the buffer 28 output portion. 29 25. (New) The method of claim 24, wherein the first and fourth transistors are NMOS transistors, and the second and third transistors are PMOS 2 transistors. 3 26. (New) The method of claim 24, wherein forming the large capacitor comprises the step of: 2 3 connecting said large capacitor between the sources of the first and fourth 4 transistors of the buffer input portion and the gate of the second transistor of the buffer input portion. 27. (New) The method of claim 24, wherein forming the buffer input portion further comprises the steps of: 2

- connecting the gate of the second transistor to its drain.
- 1 28. (New) The method of claim 24, wherein forming the buffer input portion 2 further comprises the steps of:
- connecting the gate of the second transistor to the gate of the third
 transistor.
- 1 29. (New) The method of claim 24, wherein forming the buffer output portion which produces output signal comprises the step of:
- forming a first inverter on said substrate; and
- connecting an input of said first inverter to the drain of the third transistor
 and the drain of the fourth transistor;
- 1 30. (New) The method of claim 24, wherein the third transistor and the fourth
 2 transistor activate almost simultaneously to minimize the effects of ground
 3 noise on a delay jitter factor of said input buffer.
- 1 31. (New) The method of claim 23, wherein the large capacitor charge
 2 couples the bias node of the input buffer receiver to the lower supply
 3 voltage of the input buffer receiver and wherein a capacitance value of the
 4 large capacitor is selected by the formula:

$$\frac{\text{CHC}}{\text{Cp+CHC}} \approx 1$$

6 where:

- 7 CHC is the capacitance value of the large capacitor,
- 8 and
- **Cp** is the capacitance value of the parasitic capacitor.
- 1 32. (New) The method of claim 23, wherein the capacitance value of the large
- 2 capacitor relative to said parasitic capacitor results in a quicker response
- 3 time for the output signal.
- 1 33. (New) An apparatus for minimizing effects of ground noise on an input
- buffer receiver comprising:
- means for forming a buffer input portion for receiving an input signal on a
- 4 substrate;
- 5 means for forming a bias node within said buffer input portion;
- 6 means for connecting said a lower supply voltage to said buffer input
- 7 portion;

Attorney Docket: ET01-010
Reply to Office action of June 23,2004

means for forming a large capacitor between the bias node and the lower 8 9 supply voltage said large capacitor providing a coupling ratio between said large capacitor and a parasitic capacitor coupled between said 10 bias node and a ground reference point approaching a unity value 11 such that a biasing voltage at said biasing node follows said lower 12 13 supply voltage to minimize effects of a ground noise signal between the lower supply voltage and the ground reference point; and 14 means for forming a buffer output portion on said substrate in 15 communication with the buffer input portion for producing an output 16 signal. 17 34. (New) The apparatus of claim 23, wherein forming the buffer input portion 1 further comprises: 2 means for forming a first transistor of a first conductivity type on said 3 substrate; 4 means for applying the lower supply voltage to a source node of the first 5 6 transistor; means for applying a reference voltage to a gate node of the first 7

transistor;

8

9	means for connecting a drain node of the first transistor to develop as
10	biasing voltage at said drain node;
11	means for forming a second transistor of a second conductivity type on
12	said substrate;
13	means for connecting a drain node of the second transistor to the drain
14	node of the first transistor;
15	means for connecting a gate node of the second transistor to the drain
16	node of the first transistor for developing the biasing voltage; and
17	means for connecting a source node of the second transistor to an upper
8	supply voltage;
9	means for forming a third transistor of the second conductivity type on said
20	substrate;
21	means for connecting a drain node of the third transistor to the drain of a
22	fourth transistor;
23	means for connecting a gate node of the third transistor to the drain node
24	of the first transistor for developing the biasing voltage:

Attorney Docket: ET01-010

Reply to Office action of June 23,2004

means for connecting a source node of the third transistor to the upper 25 supply voltage source; 26 means for forming a fourth transistor of the first conductivity type on said 27 substrate; 28 means for connecting a source node of the fourth transistor to the lower 29 supply voltage; 30 means for connecting a gate node of the fourth transistor to receive an 31 input signal externally; and 32 connecting a drain node of the fourth transistor to an input to the buffer 33 output portion. 34 35. (New) The apparatus of claim 24, wherein the first and fourth transistors 2 are NMOS transistors, and the second and third transistors are PMOS transistors. 36. (New) The apparatus of claim 24, wherein means for forming the large capacitor comprises: 2 means for connecting said large capacitor between the sources of the first 3 and fourth transistors of the buffer input portion and the gate of the second transistor of the buffer input portion. 5

Page 19 of 89

1 37. (New) The apparatus of claim 24, wherein means for forming the buffer input portion further comprises:

- means for connecting the gate of the second transistor to its drain.
- 1 38. (New) The apparatus of claim 24, wherein means for forming the buffer input portion further comprises the steps of:
- means for connecting the gate of the second transistor to the gate of the third transistor.
- 1 39. (New) The apparatus of claim 24, wherein means for forming the buffer output portion which produces output signal comprises:
- means for forming a first inverter on said substrate; and
- means for connecting an input of said first inverter to the drain of the third transistor and the drain of the fourth transistor;
- 1 40. (New) The apparatus of claim 24, wherein the third transistor and the
 2 fourth transistor activate almost simultaneously to minimize the effects of
 3 ground noise on a delay jitter factor of said input buffer.
- 1 41. (New) The apparatus of claim 23, wherein the large capacitor charge couples the bias node of the input buffer receiver to the lower supply

Attorney Docket: ET01-010

Reply to Office action of June 23,2004

voltage of the input buffer receiver and wherein a capacitance value of the large capacitor is selected by the formula:

$$\frac{\text{CHC}}{\text{Cp+CHC}} \approx 1$$

s where:

7 **CHC** is the capacitance value of the large capacitor

8 CHC, and

Cp is the capacitance value of the parasitic capacitor

10 Cp.

- 42. (New) The apparatus of claim 23, wherein the capacitance value of the
- large capacitor relative to said parasitic capacitor results in a quicker
- response time for the output signal.